



US010109713B2

(12) **United States Patent**
Chini et al.

(10) **Patent No.:** **US 10,109,713 B2**

(45) **Date of Patent:** **Oct. 23, 2018**

(54) **FABRICATION OF SINGLE OR MULTIPLE GATE FIELD PLATES**

(71) Applicant: **THE REGENTS OF THE UNIVERSITY OF CALIFORNIA**,
Oakland, CA (US)

(72) Inventors: **Alessandro Chini**, Modena (IT);
Umesh Kumar Mishra, Montecito, CA (US); **Primit Parikh**, Goleta, CA (US);
Yifeng Wu, Goleta, CA (US)

(73) Assignees: **THE REGENTS OF THE UNIVERSITY OF CALIFORNIA**,
Oakland, CA (US); **CREE INC.**,
Durham, NC (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **15/283,008**

(22) Filed: **Sep. 30, 2016**

(65) **Prior Publication Data**

US 2017/0025506 A1 Jan. 26, 2017

Related U.S. Application Data

(60) Continuation of application No. 12/898,341, filed on Oct. 5, 2010, now Pat. No. 9,496,353, which is a
(Continued)

(51) **Int. Cl.**
H01L 29/40 (2006.01)
H01L 27/06 (2006.01)
(Continued)

(52) **U.S. Cl.**
CPC **H01L 29/404** (2013.01); **H01L 27/0605**
(2013.01); **H01L 29/2003** (2013.01);
(Continued)

(58) **Field of Classification Search**

None

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,999,682 A 3/1991 Xu et al.
5,192,987 A 3/1993 Khan et al.
(Continued)

FOREIGN PATENT DOCUMENTS

JP 58-093377 6/1983
JP 4-162633 6/1992
(Continued)

OTHER PUBLICATIONS

EPO Communication dated Jul. 13, 2016 for EP application No. 04788636.1.

(Continued)


Primary Examiner — Benjamin Sandvik

(74) *Attorney, Agent, or Firm* — Gates & Cooper LLP

(57) **ABSTRACT**

A process for fabricating single or multiple gate field plates using consecutive steps of dielectric material deposition/growth, dielectric material etch and metal evaporation on the surface of a field effect transistors. This fabrication process permits a tight control on the field plate operation since dielectric material deposition/growth is typically a well controllable process. Moreover, the dielectric material deposited on the device surface does not need to be removed from the device intrinsic regions: this essentially enables the realization of field-plated devices without the need of low-damage dielectric material dry/wet etches. Using multiple gate field plates also reduces gate resistance by multiple connections, thus improving performances of large periphery and/or sub-micron gate devices.

12 Claims, 4 Drawing Sheets



Related U.S. Application Data

- division of application No. 10/570,964, filed as application No. PCT/US2004/029324 on Sep. 9, 2004, now Pat. No. 7,812,369.
- (60) Provisional application No. 60/501,557, filed on Sep. 9, 2003.
- (51) **Int. Cl.**
H01L 29/20 (2006.01)
H01L 29/423 (2006.01)
H01L 29/66 (2006.01)
H01L 29/778 (2006.01)
H01L 29/205 (2006.01)
H01L 29/207 (2006.01)
H01L 29/417 (2006.01)
H01L 29/78 (2006.01)

- (52) **U.S. Cl.**
 CPC **H01L 29/205** (2013.01); **H01L 29/401** (2013.01); **H01L 29/402** (2013.01); **H01L 29/42312** (2013.01); **H01L 29/66462** (2013.01); **H01L 29/7787** (2013.01); **H01L 29/207** (2013.01); **H01L 29/41766** (2013.01); **H01L 29/42316** (2013.01); **H01L 29/785** (2013.01)

- (56) **References Cited**

U.S. PATENT DOCUMENTS

- 5,290,393 A 3/1994 Nakamura
 5,296,395 A 3/1994 Khan et al.
 5,374,835 A * 12/1994 Shimada H01L 29/42316
 257/280
 5,393,993 A 2/1995 Edmond et al.
 5,523,589 A 6/1996 Edmond et al.
 5,686,738 A 11/1997 Moustakas
 5,739,554 A 4/1998 Edmond et al.
 5,831,320 A 11/1998 Kwon et al.
 5,872,369 A 2/1999 Inokuchi
 5,949,095 A * 9/1999 Nagahara H01L 29/475
 257/192
 6,002,148 A * 12/1999 Weitzel H01L 21/0445
 257/283
 6,100,571 A * 8/2000 Mizuta H01L 27/095
 257/260
 6,294,801 B1 * 9/2001 Inokuchi H01L 29/42316
 257/192
 6,316,793 B1 11/2001 Sheppard et al.
 6,316,820 B1 * 11/2001 Schmitz H01L 23/3171
 257/194
 6,445,038 B1 9/2002 Tihanyi
 6,465,814 B2 10/2002 Kasahara et al.
 6,483,135 B1 * 11/2002 Mizuta H01L 29/402
 257/283
 6,548,333 B2 4/2003 Smith
 6,559,513 B1 5/2003 Miller et al.
 6,586,781 B2 7/2003 Wu et al.
 6,586,813 B2 7/2003 Nagahara
 6,740,535 B2 5/2004 Singh et al.
 6,933,544 B2 8/2005 Saito et al.
 7,126,426 B2 10/2006 Mishra et al.
 7,573,078 B2 * 8/2009 Wu H01L 29/7787
 257/192
 7,692,263 B2 * 4/2010 Wu H01L 29/2003
 257/367
 7,812,369 B2 * 10/2010 Chini H01L 27/0605
 257/192
 7,928,475 B2 * 4/2011 Parikh H01L 29/402
 257/194
 2001/0023964 A1 9/2001 Wu et al.
 2002/0005528 A1 * 1/2002 Nagahara H01L 21/28593
 257/189

- 2002/0017648 A1 * 2/2002 Kasahara H01L 21/28575
 257/79
 2002/0043697 A1 4/2002 Hirokawa et al.
 2002/0052076 A1 5/2002 Khan et al.
 2002/0145172 A1 10/2002 Fujishima et al.
 2002/0167023 A1 11/2002 Chavarkar et al.
 2002/0171096 A1 11/2002 Wakejima et al.
 2003/0006437 A1 1/2003 Mizuta et al.
 2003/0020092 A1 1/2003 Parikh et al.
 2003/0102482 A1 6/2003 Saxler
 2003/0109088 A1 6/2003 Nishii et al.
 2003/0136986 A1 7/2003 ElMasry et al.
 2003/0235974 A1 * 12/2003 Martinez H01L 21/28587
 438/555
 2004/0016965 A1 * 1/2004 Ui H01L 29/1029
 257/335
 2005/0001234 A1 1/2005 Inoue et al.
 2005/0006664 A1 1/2005 Inoue et al.

FOREIGN PATENT DOCUMENTS

- JP 06-124965 5/1994
 JP 06-163600 6/1994
 JP 9-219512 8/1997
 JP 09-232827 9/1997
 JP 2000-003919 1/2000
 JP 2000-082671 3/2000
 JP 2000-100831 4/2000
 JP 2000-315804 11/2000
 JP 2001085670 3/2001
 JP 2001-156081 6/2001
 JP 2001-230263 8/2001
 JP 2001-230407 8/2001
 JP 2001-237250 8/2001
 JP 2002-016245 1/2002
 JP 2002-100642 4/2002
 JP 2002118122 4/2002
 JP 2002-270830 9/2002
 JP 2002-289837 10/2002
 JP 2002-343814 11/2002
 JP 200359948 2/2003
 JP 2003-100778 4/2003
 TW 373247 11/1999
 TW 399321 7/2000
 TW 511190 11/2002
 TW 517260 1/2003
 WO 02/093650 11/2002
 WO 03050849 6/2003

OTHER PUBLICATIONS

- European Examination Report dated Nov. 6, 2015 for European Patent Application No. 04788636.1.
 Japanese Office Action (with English Translation) dated Jun. 1, 2015 for Japanese Patent Application No. 2011-229873.
 European Examination Report dated Mar. 9, 2015 for European Patent Application No. 04788636.1.
 Smith, S.A., "High rate and selective etching of GaN, AlGaN, and AlN using an inductively coupled plasma", Appl. Phys. Lett., Dec. 22, 1997, pp. 3631-3633, vol. 71, No. 25.
 Adesida, I., et al., "Characteristics of chemically assisted ion beam etching of gallium nitride", Appl. Phys. Lett., Aug. 15, 1994, pp. 889-891, vol. 65, No. 7.
<http://www.mems-exchange.org/catalog/P2452/>, Ion Milling: View.
 Japanese Office Action (with English translation) and Denial of Entry of Amendment (with English translation) dated Dec. 18, 2014 for Japanese Patent Application No. 2011-229873.
 Japanese Office Action (with English translation) dated Nov. 19, 2014 for Japanese Patent Application No. 2012-081726.
 Mok, Philip K.T., et al., "A Novel High-Voltage High-Speed MESFET Using a Standard GaAs Digital IC Process", IEEE Transactions on Electron Devices, Feb. 1994, pp. 246-250, vol. 41, No. 2.
 Japanese Office Action (with English translation) dated Jul. 3, 2014 for Japanese Patent Application No. 2011-229873.
 Japanese Office Action (with English translation) dated Oct. 30, 2013 for Japanese Patent Application No. 2012-081726.

(56)

References Cited

OTHER PUBLICATIONS

Canadian Office Action dated Sep. 4, 2013 for Canadian Patent Application No. 2,538,077.

Japanese Office Action dated Aug. 27, 2013 for JP application No. 2011-229873.

Extended European Search Report dated Apr. 16, 2013 for European Patent Application No. 12192425.2.

Japanese Rejection of Appeal dated Feb. 19, 2013 for Japanese Patent Application No. 2006-525544.

Taiwan Office Action with Search Report dated Oct. 26, 2012, with English translation, Application No. 100142118.

Canadian Office Action dated Aug. 1, 2012, Application No. 2,538,077.

Japanese Office Action dated Dec. 15, 2011, Application No. 2006-525544, with translation.

TW Office Action dated Apr. 29, 2011 (TW Application No. 093127327) with translation.

KR Office Action, Application No. 10-2006-7004893, dated Mar. 29, 2011, with translation.

JP Office Action dated Apr. 19, 2011 (Application No. 2006-525544) with translation.

EP Examination Report dated Nov. 4, 2010 (EP application No. 04788636.1).

Supplementary European Search Report dated Jul. 28, 2010, Application No. EP 04788636.

Ando et al., "10-W/mm AlGaIn—GaIn HFET With a Field Modulating Plate", IEEE Electron Device Letters, vol. 24, No. 5, pp. 289-292, May 2003.

Asano et al., "Novel High Power AlGaAs/GaAs HFET with a Field-Modulating Plate Operated at 35V Drain Voltage", 1998 International Electron Devices Meeting, Technical Digest, pp. 3.3.1-3.3.4.

Dorf, "The Electrical Engineering Handbook", Second Edition, CRC Press, IEEE Press, 1997.

Eastman et al., "GaIn Materials for High Power Microwave Amplifiers", Mnt, Res. Soc. Symp. Proc. vol. 512, 1996 Materials Research Society.

Gaska et al., "Electron transport in AlGaIn—GaIn heterostructures grown on 6H—SiC substrates", 1998 American Institute of Physics, vol. 72, No. 6, pp. 707-709.

Gaska et al., "High-Temperature Performance of AlGaIn/GaIn HFET's on SiC Substrates", IEEE Electron Device Letters, vol. 18, No. 10, Oct. 1997, pp. 492-494.

Gelmont et al., "Monte Carlo Simulation of Electron Transport in Gallium Nitride", 1983 American Institute of Physics, vol. 74, No. 3, pp. 1818-1821.

Karmarkar et al., "Very high voltage AlGaIn/GaIn high electron mobility transistors using a field plate deposited on a stepped insulator", 2001 Elsevier Science Ltd., Solid-State Electronics 45 (2001) pp. 1645-1652.

Li, "High Breakdown Voltage GaIn HFET with Field Plate," Electronic Letters, Feb. 1, 2001, vol. 37, No. 3, pp. 196-197.

Micovic et al., "AlGaIn/GaIn Heterojunction Field Effect Transistors Grown by Nitrogen Plasma Assisted Molecular Beam Epitaxy", IEEE Transactions on Electron Devices, vol. 48, No. 3, Mar. 2001, pp. 591-596.

Ping et al., "DC and Microwave Performance of High-Current AlGaIn/GaIn Heterostructure Field Effect Transistors Grown on p-Type SiC Substrates", IEEE Electron Device Letters, vol. 19, No. 2, Feb. 1998, pp. 54-56.

Saito et al., "600V AlGaIn/GaIn Power-HEMT: Design, Fabrication and Demonstration on High Voltage DC-DC Converter", IEDM 03-587, 2003 IEEE, pp. 23.7.1-23.7.4.

Sullivan et al., "High-power 10 GHz Operation of AlGaIn HFET's on Insulating SiC", IEEE Electron Device Letters, vol. 19, No. 6, Jun. 1998.

Wu et al., "High-gain Microwave GaIn HEMTs with Source-terminated Field-plates", Cree Santa Barbara Technology Center, Goleta, CA.

Wu et al., "30-W/mm GaIn HEMTs by Field Plate Optimization", IEEE Electron Device Letters, vol. 25, No. 3, 2004.

Wu et al., "High Al-Content AlGaIn/GaIn MODFET's for Ultrahigh Performance", IEEE Electron Device Letters, vol. 19, No. 2, Feb. 1998, pp. 50-53.

Wu et al., "Very-High Power Density AlGaIn/GaIn HEMTs", IEEE Transactions on Electronic Devices, vol. 48, No. 3, Mar. 2001, pp. 586-590.

Wu et al., "GaIn-Based FETs for Microwave Power Amplification", IEICE Trans. Electron., vol. E82-C, No. 11, Nov. 1999, pp. 1895-1905.

Chinese Office Action dated May 16, 2008, Application No. 200480025976.9.

Japanese Office Action dated May 27, 2015 for Japanese Patent Application No. 2012-081726.

European Examination Report dated Jul. 13, 2016 for European Patent Application No. 04788636.1.

Japanese Office Action with Denial of Entry of Amendment (partial translation) dated Sep. 15, 2016 for Japanese Patent Application No. 2011-229873.

Japanese Rejection of Appeal (with partial English translation) dated Mar. 31, 2017 for Japanese Patent Application No. 2011-229873.

European Examination Report dated Mar. 29, 2017 for European Patent Application No. 04788636.1.

European Examination Report dated Jul. 21, 2017 for EP application No. 12192425.2.

EPO Summons to Attend Oral Proceedings, EP Application No. 12192425.2 dated Apr. 11, 2018.

* cited by examiner




FIG. 1A




FIG. 1B




FIG. 2A




FIG. 2B




FIG. 3A




FIG. 3B




FIG. 4A




FIG. 4B




FIG. 5A




FIG. 5B




FIG. 6




FIG. 7A

FIG. 7B







FIG. 7C



1

FABRICATION OF SINGLE OR MULTIPLE GATE FIELD PLATES

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation application under 35 U.S.C. § 120 of co-pending and commonly-assigned U.S. patent application Ser. No. 12/898,341, entitled "FABRICATION OF SINGLE OR MULTIPLE GATE FIELD PLATES," filed on Oct. 5, 2010, by Alessandro Chini, Umesh K. Mishra, Primit Parikh, and Yifeng Wu, which application is a divisional under 35 U.S.C. § 121 of co-pending and commonly-assigned U.S. Utility patent application Ser. No. 10/570,964, entitled "FABRICATION OF SINGLE OR MULTIPLE GATE FIELD PLATES," filed on Mar. 8, 2006, now U.S. Pat. No. 7,812,369, issued on Oct. 12, 2010, by Alessandro Chini, Umesh K. Mishra, Primit Parikh, and Yifeng Wu, which application claims the benefit under 35 U.S.C. § 365 of co-pending and commonly-assigned PCT International Patent Application Serial No. PCT/US04/029324, entitled "FABRICATION OF SINGLE OR MULTIPLE GATE FIELD PLATES," filed on Sep. 9, 2004, by Alessandro Chini, Umesh K. Mishra, Primit Parikh, and Yifeng Wu, which application claims the benefit under 35 U.S.C. § 119(e) of co-pending and commonly-assigned United States Provisional Patent Application Ser. No. 60/501,557, entitled "FABRICATION OF SINGLE OR MULTIPLE GATE FIELD PLATES," filed on Sep. 9, 2003, by Alessandro Chini, Umesh K. Mishra, Primit Parikh, and Yifeng Wu, all of which applications are incorporated by reference herein.

STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH AND DEVELOPMENT

This invention was made with Government support under Grant No. N00014-01-1-0764 awarded by the ONR MURI program and Grant No. F49620-99-1-0296 awarded by the AFOSR MURI program. The Government has certain rights in this invention.

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to semiconductor devices, and more particularly, to the fabrication of single or multiple gate field plates.

2. Description of the Related Art

(Note: This application references to various publications as indicated in the specification by reference numbers enclosed in brackets, e.g., [x]. A list of these publications ordered according to these reference numbers can be found below in the section entitled "References." Each of these publications is incorporated by reference herein.)

In a semiconductor-based field effect transistor (FET), a large electric field arises during normal operation in the gate-drain access region. Field plating is a well-known technique for improving device performance under high electric field operation as well as alleviating surface traps phenomena [1], [2]. For example, field plating has been an effective and well-known technique in order to alleviate all the detrimental effects (breakdown voltages, trapping effects, reliability) that take places in devices operating at high electric field.

2

The basic concept of field plating relies on the vertical depletion of the device active region, thus enabling larger extensions of the horizontal depletion region. This results in a lower electric field in the device active region for a given bias voltage, alleviating all the detrimental effects (low breakdown, trapping phenomena, poor reliability) that take place whenever a device is operated at a high electric field. Moreover, a field plate positioned in the gate drain access region has also the capability of modulating the device active region, resulting in a decrease of surface traps effects that prevent proper device operation under large radio frequency (RF) signals

What is needed, however, are improved methods of fabricating single or multiple gate field plates as well as improved structures incorporating single or multiple gate field plates.

SUMMARY OF THE INVENTION

Embodiments of the present invention provide improved methods of fabricating single and multiple gate field plates. A fabrication process according to the invention uses consecutive steps of dielectric material deposition or growth, dielectric material etch and metal evaporation on the surface of field effect transistors. The advantages of the fabrication process include tight control of the dielectric material thickness, and the absence of any exposure of the surface of the device active region to any dry or wet etch process that may induce damage in the semiconductor material forming the field effect transistor. Moreover, the dielectric material deposited on the device surface does not need to be removed from the device intrinsic regions, which enables the realization of field-plated devices without damage caused by the dry or wet etch processes. Using multiple gate field plates reduces gate resistance through the use of multiple connections, thus improving performances of large periphery and/or sub-micron gate devices. Finally, by properly adjusting the thickness of the dielectric material, parallel gate contacts can be deposited on top of the dielectric material, in order to significantly reduce gate resistance by electrically connecting the parallel gate contacts on device extrinsic regions.

BRIEF DESCRIPTION OF THE DRAWINGS

Referring now to the drawings in which like reference numbers represent corresponding parts throughout:

FIG. 1A is a cross-sectional and FIG. 1B is a top view of a field effect transistor (FET);

FIG. 2A is a device cross-section and FIG. 2B is a device top view illustrating dielectric material deposition/growth;

FIG. 3A is a device cross-section and FIG. 3B is a device top view illustrating dielectric material being removed from device extrinsic regions;

FIG. 4A is a device cross-section and FIG. 4B is a device top view illustrating evaporation of gate field plate;

FIG. 5A is a device cross-section and FIG. 5B is a device top view illustrating an example of multiple field plate structure;

FIG. 6 is a graph of simulation of f_{max} dependence vs. gate finger width;

FIG. 7A is a device cross-section, FIG. 7B is a device top view and FIG. 7C is a device cross-section illustrating a multiple field plate device for reduced gate resistance;

FIG. 8 is a schematic cross-section of a unit cell of a nitride-based HEMT (High Electron Mobility Transistor) device;

FIG. 9 is a schematic cross-section of a unit cell of a nitride-based HEMT device having a different configuration from the device illustrated in FIG. 8; and

FIG. 10 is a graph that illustrates the effect of field plate distance on device performance.

DETAILED DESCRIPTION OF THE INVENTION

In the following description of the preferred embodiment, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration a specific embodiment in which the invention may be practiced. It is to be understood that other embodiments may be utilized and structural changes may be made without departing from the scope of the present invention.

Overview

The present invention describes a simple fabrication process for the realization of single or multiple gate field plate structures for field effect transistors (FETs). The present invention uses simple and typically well-controlled consecutive processing steps of dielectric material deposition or growth, dielectric material etch and metal evaporation.

Fabrication Process

FIGS. 1A, 1B, 2A, 2B, 3A, 3C, 4A, and 4B illustrate the steps of one possible realization of the fabrication process according an embodiment of the invention, wherein the fabrication process comprises a method of fabricating gate field plates.

FIG. 1A is a cross-sectional and FIG. 1B is a top view of a field effect transistor (FET) 10 that includes source and drain ohmic contacts 12 and 14, a gate contact 16 and an active region 18. The steps of the fabrication process are applied on the field effect transistor 10 or other device. The method generally comprises performing consecutive steps of dielectric material deposition or growth, dielectric material etch and metal evaporation to create one or more field plates on a surface of the device, wherein the steps permit a tight control on field plate operation and wherein the dielectric material deposited on the surface does not need to be removed from the active region 18, thereby enabling realization of a field-plated device without using a low-damage dielectric material dry or wet etch process. The performing step further comprises the steps of: (1) depositing or growing the dielectric material on the intrinsic and extrinsic regions of the device, wherein the dielectric material thickness is controlled in order to achieve proper operation of the device; (2) patterning the dielectric material by the dry or wet etch process or by a lift-off process, so that the dielectric material remains principally on an active region of the device; and (3) evaporating a field plate on the patterned dielectric material, wherein gate and field plate contacts are electrically shorted at least at one side of the extrinsic region, providing a low resistance connection therebetween. These steps are described in more detail below in conjunction with FIGS. 2A, 2B, 3A, 3B, 4A and 4B.

FIG. 2A is a device cross-section and FIG. 2B is a device top view illustrating the first step of the fabrication process, which comprises depositing or growing the dielectric material 20 on intrinsic and extrinsic regions of the device 10. The dielectric material 20 thickness is the critical parameter to be controlled in order to achieve proper operation of the finished device 10. However, this is usually a well controlled process in most deposition/growth techniques, e.g., PECVD (Plasma Enhanced Chemical Vapor Deposition). Typical

materials are silicon nitrides and oxides, but others can be used, as long as they can be patterned by dry or wet etching or by lift-off.

FIG. 3A is a device cross-section and FIG. 3B is a device top view illustrating the second step of the fabrication process, which comprises patterning the dielectric material 20, by etch or removal from device extrinsic regions 22, so that the dielectric material 20 remains principally on an active region 18 of the device 10. In the case where the pattern is formed by etching, it should be stressed that the device 10 surface will be protected during this step, preventing any exposure of the surface of the active region 18 to any dry or wet etch process that may induce damage in the semiconductor material forming the device. After this step, ohmic contacts 12, 14 are electrically accessible, as well as the gate portion 16 that resides in the device extrinsic region 22.

FIG. 4A is a device cross-section and FIG. 4B is a device top view illustrating the third step of the fabrication process, which comprises creating a field plate 24 on the patterned dielectric material 20, wherein gate 16 and field plate 24 contacts are electrically shorted at least at one side of the extrinsic region, providing a low resistance connection therebetween. Preferably, metal evaporation is used to form the field plate 24, wherein the field plate 24 comprised of a metal stripe or contact. The field plate 24 is positioned in a gate 16 drain access region, thereby providing a capability of modulating the active region 18, resulting in a decrease of surface traps effect that prevent proper device operation under large RF signals. The field plate 24 is connected to both sides of the device intrinsic region, and the gate 16 and field plate 24 are electrically shorted at least at one side of the extrinsic region 22, providing a low resistance connection between the two metal lines thereof. The offset and length of the field plate 24 are optimized with respect to the targeted device performance, i.e., breakdown voltage, RF performance, etc.

If a multiple field plate structure is required, the three steps of dielectric material deposition/growth, dielectric material etch and metal evaporation described in FIGS. 2A, 2B, 3A, 3B, 4A and 4B can be repeated.

FIG. 5A is a device cross-section and FIG. 5B is a device top view illustrating an example of creating multiple connections using multiple gate field plates in order to reduce gate resistance, thereby improving the performance of a large periphery device and/or sub-micron gate device. This example is a two field plate structure, which includes another layer of dielectric material 26 and another field plate 28 comprised of a metal stripe or contact. Dielectric material 26 thickness, field plate 28 length and offset with respect to the gate 16 and other field plates 24, and the number of field plates 24, 28 introduced, comprise fabrication process parameters. Using multiple field plates 24, 28 allows more freedom in device 10 design, and has a significant impact in the realization of high voltage devices 10.

Another advantage of the present invention is the possibility of alleviating the decrease in RF performance induced by gate resistance in a large periphery device. Typically, the frequency of maximum oscillation (f_{max}) decreases at the increasing of the gate finger width due to the increase in gate resistance.

FIG. 6 is a graph of simulation of f_{max} dependence vs. gate finger width. As indicated in the graph, the introduction of a field plate structure shorted on both ends of the active region can improve f_{max} performances of devices with large finger width. Using a field plate with a resistance R_f equivalent to the gate resistance R_g and connected to both sides of the active region significantly improves f_{max} performance.

Further improvement can be achieved by lowering field plate resistance. It should be stressed that this decrease will be observed only if the parasitic capacitances added by the field plate structure are negligible compared to those of the intrinsic device. This can be achieved by proper choice of dielectric material and its thickness, and has to be considered as an optimization process.

Multiple connections between the gate and field plate also results in a significant decrease in the gate resistance. In order to achieve this multiple connection without severely degrading RF operation, a small portion of the active region is etched prior to gate deposition to create the multiple connections between the gate and the field plates without degrading the device's RF operation.

In this region, the gate and field plates can be connected without introducing any additional parasitic capacitance to the device. Again, device performance improves only if the introduced parasitic capacitance is small as compared to those of the intrinsic device. Furthermore, the spacing between individual active regions is used to engineer the thermal impedance of the device more effectively than a device with a conventional topology.

Critical parameters are the choice of dielectric material, the thickness of the dielectric material, and the length of the field plates. These critical parameters have to be considered as optimization steps of the proposed fabrication process.

Using this method allows the fabrication of large peripheral devices with a reduced number of air bridges. Moreover, the fabrication of sub-micron devices can take advantage of the present invention. Typically, sub-micron gates are fabricated using a T-shape process, since the T-shape reduces gate resistance as compared to a standard gate shape. Low gate resistance can be achieved even with sub-micron gates by creating the multiple connections without a T-shape process.

In addition, a parallel gate contact can be deposited on top of the dielectric material by properly adjusting the material dielectric thickness, in order to significantly reduce gate resistance by creating multiple connections using the parallel field plates on the device extrinsic regions. The low resistance path is provided by the parallel field plates, through a proper choice of the width at which the connection between the gate and field plates occurs.

FIG. 7A is a device cross-section, FIG. 7B is a device top view and FIG. 7C is a device cross-section illustrating examples of multiple field plate structures for reduced gate resistance. Moreover, having a field plate covering the gate source access region, such as shown in FIGS. 7A, 7B and 7C, is also used for of modulating source access resistance for improving device linearity performance.

Gallium Nitride-Based High Electron Mobility Transistor with Field Plates

GaN based transistors including AlGaN/GaN High Electron Mobility Transistors (HEMTs) are capable of very high voltage and high power operation at RF, microwave and millimeter-wave frequencies. However, electron trapping and the ensuing difference between DC and RF characteristics has limited the performance of these devices. SiN passivation has been successfully employed to alleviate this trapping problem, resulting in high performance devices with power densities over 10 W/mm at 10 GHz. For example, [3] discloses methods and structures for reducing the trapping effect in GaN transistors. However, due to the high electric fields existing in these structures, charge trapping is still an issue.

The present invention has been successfully utilized for improving the performance of AlGaN/GaN HEMT power

devices. At 4 GHz operation, power densities of 12 W/mm and 18.8 W/mm have been achieved for devices on sapphire and silicon carbide substrate, respectively. Due to the simplicity of the processing step involved in the field plate fabrication, the present invention can be used in the development of AlGaN/GaN HEMTs technology and other semiconductor devices. Using properly designed multiple field plates greatly improves both breakdown and large RF signal performance in such devices.

A GaN-based HEMT includes a channel layer and a barrier layer on the channel layer. Metal source and drain ohmic contacts are formed in contact with the barrier layer. A gate contact is formed on the barrier layer between the source and drain contacts and a spacer layer is formed above the barrier layer. The spacer layer may be formed before or after formation of the gate contact. The spacer layer may comprise a dielectric layer, a layer of undoped or depleted $\text{Al}_x\text{Ga}_{1-x}\text{N}$ ($0 \leq x \leq 1$) material, or a combination thereof. A conductive field plate is formed above the spacer layer and extends a distance L_f (field plate distance) from the edge of the gate contact towards the drain contact. The field plate may be electrically connected to the gate contact. In some embodiments, the field plate is formed during the same deposition step as an extension of the gate contact. In other embodiments, the field plate and gate contact are formed during separate deposition steps. This arrangement may reduce the peak electric field in the device resulting in increased breakdown voltage and reduced trapping. The reduction of the electric field may also yield other benefits such as reduced leakage currents and enhanced reliability.

An embodiment of the invention is illustrated in FIG. 8, which is a schematic cross-section of a unit cell **30** of a nitride-based HEMT device. Specifically, the device **30** includes a substrate **32**, which may comprise silicon carbide, sapphire, spinel, ZnO, silicon or any other material capable of supporting growth of Group III-nitride materials. An $\text{Al}_z\text{Ga}_{1-z}\text{N}$ ($0 \leq z \leq 1$) nucleation layer **34** is grown on the substrate **32** via an epitaxial crystal growth method, such as MOCVD (Metalorganic Chemical Vapor Deposition), HVPE (Hydride Vapor Phase Epitaxy) or MBE (Molecular Beam Epitaxy). The formation of nucleation layer **34** may depend on the material of substrate **32**. For example, methods of forming nucleation layer **34** on various substrates are taught in [4] and [5]. Methods of forming nucleation layers on silicon carbide substrates are disclosed in [6], [7] and [8].

A high resistivity Group III-nitride channel layer **36** is formed on the nucleation layer **34**. Channel layer **36** may comprise $\text{Al}_x\text{Ga}_y\text{In}_{(1-x-y)}\text{N}$ ($0 \leq x \leq 1$, $0 \leq y \leq 1$, $x+y \leq 1$). Next, an $\text{Al}_x\text{Ga}_{1-x}\text{N}$ ($0 \leq x \leq 1$) barrier layer **38** is formed on the channel layer **36**. Each of the channel layer **36** and barrier layer **38** may comprise sub-layers that may comprise doped or undoped layers of Group III-nitride materials. Exemplary structures are illustrated in [3], [9], [10], [11] and [12]. Other nitride-based HEMT structures are illustrated in [13] and [14].

In the embodiment illustrated in FIG. 8, a Group III-nitride semiconductor spacer layer **40** is grown on the $\text{Al}_x\text{Ga}_{1-x}\text{N}$ barrier layer **28**. Spacer layer **40** may have a uniform or graded composition. Spacer layer **40** may be undoped and/or may be designed to be fully depleted or grown.

Source **42** and drain **44** electrodes are formed making ohmic contacts through the barrier layer **38** such that an electric current flows between the source and drain electrodes **42**, **44** via a two-dimensional electron gas (2DEG) induced at the heterointerface between the channel layer **36** and barrier layer **38** when a gate electrode **46** is biased at an

appropriate level. The formation of source and drain electrodes **42**, **44** is described in detail in the patents and publications referenced above.

The spacer layer **40** may be etched and the gate electrode **46** deposited such that the bottom of the gate electrode **46** is on the surface of barrier layer **38**. The metal forming the gate electrode **46** may be patterned to extend across spacer layer **40** so that the top of the gate **46** forms a field plate structure **48** extending a distance L_f away from the edge of gate **46** towards drain **44**. Stated differently, the part of the gate **46** metal resting on the spacer layer **40** forms an epitaxial field plate **48**. Finally, the structure is covered with a dielectric passivation layer **50** such as silicon nitride. Methods of forming the dielectric passivation **50** are described in detail in the patents and publications referenced above.

Other embodiments of the invention are illustrated in FIG. **9**, which is a schematic cross-section of a unit cell **30** of a nitride-based HEMT device having a different configuration from the device illustrated in FIG. **8**. The substrate **32**, nucleation layer **34**, channel layer **36** and barrier layer **38** in the device **30** illustrated in FIG. **9** are similar to the corresponding layers illustrated in FIG. **8**. In some embodiments, the substrate **32** comprises semi-insulating 4H—SiC commercially available from Cree, Inc. of Durham, N.C., the nucleation layer **34** is formed of AlN, and the channel layer **36** comprises a 2 μm thick layer of GaN:Fe, while barrier layer **38** comprises 0.8 nm of AlN and 22.5 nm of $\text{Al}_x\text{Ga}_{1-x}\text{N}$, wherein $x=0.195$, as measured by PL (photoluminescence).

The gate electrode **46** is formed after formation of barrier layer **38** and passivation layer **50** is deposited on the device. A field plate **48** is then formed on the passivation layer **50** overlapping the gate **46** and extending a distance L_f in the gate-drain region. In the embodiment illustrated in FIG. **9**, passivation layer **50** serves as a spacer layer for the field plate **48**. The overlap of the field plate **48** above the gate **46** and the amount of extension in the gate-drain region may be varied for optimum results. Field plate **48** and gate **46** may be electrically connected with a via or other connection (not shown).

In some embodiments, the field plate **48** may extend a distance L_f of 0.2 to 1 μm . In some embodiments, the field plate **48** may extend a distance L_f of 0.5 to 0.9 μm . In preferred embodiments, the field plate **48** may extend a distance L_f of 0.7 μm .

A GaN-based HEMT structure in accordance with the embodiment of FIG. **9** was constructed and tested. The device achieved a power density of 32 W/mm with 55% Power Added Efficiency (PAE) operating at 120 V and 4 GHz.

The effect of field plate distance (L_f) on device performance was tested. Devices were fabricated generally in accordance with the embodiment of FIG. **9** except that the field plate length L_f was varied from a distance of 0 to 0.9 μm . The PAE of the resulting devices was then measured. As illustrated in FIG. **10**, the PAE showed improvement once the field plate length was extended to 0.5 μm , with an optimum length of about 0.7 μm . However, the optimum length may depend on the specific device design as well as operating voltage and frequency.

REFERENCES

The following references are incorporated by reference herein:

- [1] K Asano et al. "Novel High Power AlGaAs/GaAs HFET with a Field-Modulating Plate Operated at 35V Drain Voltage," IEDM Conference, 1998, pp. 59-62.

- [2] Y. Ando et al. "10-W/mm AlGaIn—GaIn HFET With a Field Modulating Plate," IEEE Electron Device Letters, Vol. 24, No. 5, May 2003, pp. 289-291.
- [3] U.S. Pat. No. 6,586,781, issued Jul 1, 2003, to Wu, et al., entitled "Group III nitride based FETs and HEMTs with reduced trapping and method for producing the same."
- [4] U.S. Pat. No. 5,290,393, issued Mar. 1, 1994, to Nakamura, entitled "Crystal growth method for gallium nitride-based compound semiconductor."
- [5] U.S. Pat. No. 5,686,738, issued Nov. 11, 1997, to Moustakas, entitled "Highly insulating monocrystalline gallium nitride thin films."
- [6] U.S. Pat. No. 5,393,993, issued Feb. 28, 1995, to Edmond, et al., entitled "Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices."
- [7] U.S. Pat. No. 5,523,589, issued Jun. 4, 1996, to Edmond, et al., entitled "Vertical geometry light emitting diode with group III nitride active layer and extended lifetime."
- [8] U.S. Pat. No. 5,739,554, issued Apr. 14, 1998, to Edmond, et al., entitled "Double heterojunction light emitting diode with gallium nitride active layer."
- [9] U.S. Pat. No. 6,316,793, issued Nov. 13, 2001, to Sheppard, et al., entitled "Nitride based transistors on semi-insulating silicon carbide substrates."
- [10] U.S. Pat. No. 6,548,333, issued Apr. 15, 2003, to Smith, entitled "Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment."
- [11] U.S. Patent Application Publication No. 2002/0167023, published Nov. 14, 2002, by Chavarkar, Prashant; et al., entitled "Group-III nitride based high electron mobility transistor (HEMT) with barrier/spacer layer."
- [12] U.S. Patent Application Publication No. 2003/0020092, published Jan. 30, 2003, by Parikh, Primit, et al., entitled "Insulating gate AlGaIn/GaN HEMT."
- [13] U.S. Pat. No. 5,192,987, issued Mar. 9, 1993, to Khan, et al., entitled "High electron mobility transistor with GaN/ $\text{Al}_x\text{Ga}_{1-x}\text{N}$ heterojunctions."
- [14] U.S. Pat. No. 5,296,395, issued Mar. 22, 1994, to Khan, et al., entitled "Method of making a high electron mobility transistor."
- [15] Y.-F. Wu, A. Saxler, M. Moore, R. P. Smith, S. Sheppard, P. M. Chavarkar, T. Wisleder, U. K. Mishra, P. Parikh, "30 W/mm GaN HEMTs by field plate optimization", IEEE EDL, Vol. 25, No. 3, pp. 117-119, March 2004.
- [16] S. Karmalkar, U. K. Mishra, Very high voltage AlGaIn—GaN HEMT using a field plate deposited on a stepped insulator, Solid State Electronics, 45 (2001) 1645-1652.

CONCLUSION

This concludes the description of the preferred embodiment of the present invention. The foregoing description of one or more embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. It is intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.

What is claimed is:

1. A high electron mobility transistor (HEMT), comprising:
 - a spacer layer directly on an active region; and

9

source and drain electrodes making ohmic contacts with the active region;
 wherein the spacer layer is etched to expose the active region and a gate electrode is deposited such that at least a bottom portion of the gate electrode is directly on the active region,
 wherein a field plate extends a distance across at least a portion of the spacer layer and towards the drain electrode;
 wherein a second spacer layer comprising silicon nitride is on the field plate and at least a portion of the spacer layer;
 wherein a second field plate is on the second spacer layer; and
 wherein a power added efficiency of the HEMT is increased as compared to a HEMT without the field plate.

2. The transistor of claim 1, wherein:
 the active region comprises a barrier layer directly on a channel layer, and
 the spacer layer is directly on the barrier layer.

3. A device, comprising:
 an active region;
 a first spacer layer directly on the active region;
 a gate electrode directly on the active region;
 a first field plate connected to the gate electrode and on the first spacer layer;
 a second spacer layer on the first field plate; and
 a second field plate on the second spacer layer, the second field plate overlapping with the first field plate; and
 wherein none of the first spacer layer is removed to expose the active region.

4. The device of claim 3, wherein the spacer layers comprise silicon nitride.

5. The device of claim 3, wherein the spacer layers comprise a dielectric.

10

6. The device of claim 3, wherein the first spacer layer comprises a semiconductor.

7. The device of claim 6, wherein the semiconductor is undoped or depleted.

8. The device of claim 3, wherein the active region comprises a barrier layer directly on a channel layer and the spacer layer is directly on the barrier layer.

9. A transistor, comprising:
 a semiconductor layer comprising a barrier layer on a channel layer;
 a spacer layer directly on the barrier layer, wherein the spacer layer includes an opening;
 a gate deposited in the opening and directly on a surface of the barrier layer;
 a source contact on the barrier layer in a source contact region and a drain contact on the barrier layer in a drain contact region; and
 a field plate on the spacer layer, wherein the spacer layer is not removed to expose the barrier layer except in the opening, the source contact region, and the drain contact region, so that the spacer layer is in direct contact with the barrier layer across an entire length between the source contact and the gate and across an entire length between the drain contact and the gate.

10. The transistor of claim 9, further comprising:
 a second spacer layer on the field plate; and
 a second field plate on the second spacer layer.

11. The transistor of claim 9, wherein:
 the transistor further comprises the barrier layer directly on the channel layer, and
 the field plate extends a distance away from the gate towards the drain electrode and further comprising a passivation layer on the gate and at least a portion of the spacer layer.

12. The transistor of claim 9, wherein the spacer layer comprises a dielectric.

* * * * *